

CLAIMS

What is claimed is:

- 1 1. A method comprising:
2 maintaining first and second return buffers for first and second instruction
3 pipelines respectively, both buffers having a plurality of return address entries; and
4 sending a request to the second instruction pipeline to fill the first return buffer
5 with the entries in the second return buffer.
- 1 2. The method of claim 1, further comprising detecting a return instruction prior to
2 sending a request to the second instruction pipeline to fill the first return buffer with
3 the entries in the second return buffer.
- 1 3. The method of claim 2, further comprising popping the first return buffer after
2 detecting a return instruction.
- 1 4. The method of claim 2, further comprising determining if the return instruction
2 was detected by a third instruction pipeline and sending a return address in the first
3 return buffer to the third instruction pipeline if the return instruction was not detected
4 by the third instruction pipeline.
- 1 5. The method of claim 3, further comprising updating a pointer to the first return
2 buffer after popping the first return buffer.
- 1 6. The method of claim 2, further comprising detecting a call instruction prior to
2 detecting a return instruction.

1 14. The method of claim 13, further comprising checking the valid bit
2 corresponding to each popped return address to determine if the return address is
3 valid.

1 15. The method of claim 1, wherein the first and second return buffers are return
2 stacks.

1 16. An instruction pipeline in a microprocessor comprising:
2 a decode unit, the decode unit to maintain a first return buffer having a plurality
3 of return address entries; and
4 a branch prediction unit, the branch prediction unit to maintain a second return
5 buffer and to fill the first return buffer with entries from the second return buffer.

1 17. The instruction pipeline of claim 16, wherein the decode unit to further
2 recognize call instructions and return instructions.

1 18. The instruction pipeline of claim 17, wherein the branch prediction unit to fill
2 the first return buffer with entries from the second return buffer comprises the branch
3 prediction unit to fill the first return buffer with entries from the second return buffer
4 each time the decode unit recognizes a return instruction.

1 19. The instruction pipeline of claim 16, wherein decode unit to further send a
2 request to the branch prediction unit to fill the first return buffer with entries from the
3 second return buffer each time the first return buffer is not full.

1 20. The instruction pipeline of claim 17, further comprising a second branch
2 prediction unit, the decode unit to send the second branch prediction unit a return

20220923 10:00:00

1 27. The method of claim 26, wherein each entry in the return buffer comprises a
2 valid bit that indicates whether the return address is valid.

1 28. The method of claim 27, further comprising checking the valid bit
2 corresponding to the popped return address to determine if the return address is
3 valid.

1 29. The method of claim 23, further comprising sending a request to a cache
2 branch prediction unit to fill the return buffer.

1 30. The method of claim 25, further comprising determining if the return instruction
2 was detected by the branch prediction unit and sending a return address in the return
3 buffer to the branch prediction unit if the return instruction was not detected by the
4 branch prediction unit.